



PCB Number: 10086-1M

PAGE	TITLE	Quantity
01	Cover Page	
02	BLOCK DIAGRAM	
03	Power Delivery	
04	POWER GOOD AND RESET DIAGRAM	
05	CLOCKS DIAGRAM	
06	Power Sequence	
07	POWER Map	
08	GPIO	
09	RESERVE	
10	CPU LGA 1155_1	
11	CPU LGA 1155_2	
12	CPU LGA 1155_3	
13	CPU LGA 1155_4	
14	XDP/80 PORT HEADER	
15	DDR3 CHA DIMM 0	
16	DDR3 CHA DIMM 1	
17	PCH Cougar AUDIO/GPIO/SPI	
18	PCH Cougar CLK/FDI/ONFI	
19	PCH Cougar SATA/FAN/DP	
20	PCH Cougar PCI/PCIE/DMI/USB	
21	PCH Cougar GND/STRAPS	
22	PCH Cougar POWER	
23	SIO 8728	
24	Reserve	
25	AUDIO CODEC ALC 269	
26	GIGA LAN	
27	Reserve	
28	MINI PCIE SLOT	
29	BTN / SATA IF	
30	SIDE USB	
31	FAN	
32	WEBCAM/BT/TOUCH PANEL	
33	CR Connector	
34	Reserver	
35	REAR IO	
36	PWR ATX IN	
37	DUAL POWER	
38	POWER AUX3V/AUX5V RT8205A	
39	POWER RUN TIME POWER	
40	POWER DDR POWER	
41	POWER 1P05ME/1P05PCH	
42	POWER CPU VTT/1D8V	
43	POWER CPU SA	
44	VRM CONTROLLER L6131 AXG	
45	VRM OUT	
46	POWER LOGIC	
47	SCALAR RTD2281_1	
48	SCALAR RTD2281_2	
49	LVDS 5V	
50	ATI Power rail	
51	ATI Mad PCIE	
52	ATI Mad IO	
53	ATI Mad POWER	
54	ATI DP POWER	
55	ATI Mad MEMORY	
56	ATI DDR3 64MX16 A	
57	ATI DDR3 64MX16 B	
58	ATI THERM & STRAPS	
59	GPU ISL IN GFX VCORE	
60	GPU RT8015 VGA 1.0/1.8V	
61	DISPLAY PORT SWITCH	
62	VGA IN	







POWER ON SEQUENCE




GPU CEDAR POWER SEQUENCE

POWER UP SEQUENCE (Tied to scale)








BTM: Buffer Through Mode
Need CK505 to provide 4 clock to PCH
FCIM: Full Clock Intergration Mode
Remove CK505


Note: Red Color is Gen2 spec.

Note: R0 is 0 ohm optional resistor

Note: Rs is serie resistor

Note: Green Color is direct-parallel option






NOTE:

CHIP

SOCKET or SLOT

[Rs] unmount





DMI

FDI


20 DMI_PCH_CPU_DP[0..3]
20 DMI_PCH_CPU_DP[0..3]
20 DMI_PCH_CPU_DP[0..3]
20 DMI_PCH_CPU_DP[0..3]
18 FDI_FSYNC_0
18 FDI_FSYNC_1
18 FDI_FSYNC_2
18 FDI_FSYNC_3
18 FDI_TX_DP[0..7]
18 FDI_TX_DN[0..7]

51 PEG_RXN[15..0]

51 PEG_RXP[15..0]





Add layout note item




NOTE:
IF PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

PEG Static Lane Reversal



Sandy Bridge Socket



DDR DATA

15 M_DATA_A[0..63] <<<
16 M_DATA_B[0..63] <<<
15 M_DQS_A_DP[0..7] <<<
15 M_DQS_A_DN[0..7] <<<
16 M_DQS_B_DP[0..7] <<<
16 M_DQS_B_DN[0..7] <<<

DDR CMD/ADD

15 M_MAA_A[0..15] <<<
16 M_MAA_B[0..15] <<<
15 M_WE_A_N <<<
15 M_CAS_A_N <<<
15 M_RAS_A_N <<<
15 M_SBS_A0 <<<
15 M_SBS_A2 <<<
15 M_WE_B_N <<<
16 M_CAS_B_N <<<
16 M_RAS_B_N <<<
16 M_SBS_B0 <<<
16 M_SBS_B2 <<<

DDR CTRL


15 M_SCS_A_N0 <<<
15 M_SCS_A_N1 <<<
15 M_SKE_A0 <<<
15 M_SKE_A1 <<<
15 M_ODT_A0 <<<
15 M_ODT_A1 <<<

DDR CLOCK

15 CK_M_DDR0_A_DP <<<
15 CK_M_DDR0_A_DN <<<
15 CK_M_DDR1_A_DP <<<
15 CK_M_DDR1_A_DN <<<
16 CK_M_DDR0_B_DP <<<
16 CK_M_DDR0_B_DN <<<
16 CK_M_DDR1_B_DP <<<
16 CK_M_DDR1_B_DN <<<

DDR OTHERS

15,16 DDR3_DRAMRST_N <<<



U7A

1 OF 11

M_MAA_A0	AV27	SA_MA_0
M_MAA_A1	AV24	SA_MA_1
M_MAA_A2	AW24	SA_MA_2
M_MAA_A3	AW23	SA_MA_3
M_MAA_A4	AV24	SA_MA_4
M_MAA_A5	AT24	SA_MA_5
M_MAA_A6	AT23	SA_MA_6
M_MAA_A7	AL22	SA_MA_7
M_MAA_A8	AV22	SA_MA_7
M_MAA_A9	AT22	SA_MA_8
M_MAA_A10	AV20	SA_MA_9
M_MAA_A11	AL21	SA_MA_10
M_MAA_A12	AT21	SA_MA_11
M_MAA_A13	AW22	SA_MA_12
M_MAA_A14	AL20	SA_MA_13
M_MAA_A15	AT20	SA_MA_14
M_WE_A_N	AW29	SA_WE#
M_CAS_A_N	AV28	SA_CAS#
M_RAS_A_N	AL28	SA_RAS#
M_SBS_A0	AY29	SA_BS_0
M_SBS_A1	AW28	SA_BS_1
M_SBS_A2	AV20	SA_BS_2
M_SCS_A_N0	AL29	SA_CSF_0
M_SCS_A_N1	AV30	SA_CSF_1
	AW30	SA_CSF_2
	AL33	SA_CSF_3
M_SKE_A1	AV19	SA_CKE_0
	AT19	SA_CKE_1
	AW18	SA_CKE_2
	AL18	SA_CKE_3
M_ODT_A0	AV31	SA_ODT_0
M_ODT_A1	AL32	SA_ODT_1
	AW30	SA_ODT_2
	AL33	SA_ODT_3
CK_M_DDR0_A_DP	AY25	SA_CK_0
CK_M_DDR0_A_DN	AW25	SA_CK#_0
CK_M_DDR1_A_DP	AL24	SA_CK_1
CK_M_DDR1_A_DN	AW27	SA_CK#_1
	AY22	SA_CK_2
	AV26	SA_CK#_2
	AW26	SA_CK_3
	AL26	SA_CK#_3
SM_DRAMRST#	AW18	
AV13	SA_DQS_8	
AV12	SA_DQS#_8	
AV12	SA_ECC_CB_0	
AV14	SA_ECC_CB_1	
AV13	SA_ECC_CB_2	
AV13	SA_ECC_CB_3	
AV11	SA_ECC_CB_4	
AV11	SA_ECC_CB_5	
AV12	SA_ECC_CB_6	
AV12	SA_ECC_CB_7	
DDR_0		
SAN-1U2NF		
(82.10055.441)		


U7B

2 OF 11

M_MAA_B0	AK24	SB_MA_0
M_MAA_B1	AM20	SB_MA_1
M_MAA_B2	AM19	SB_MA_2
M_MAA_B3	AK18	SB_MA_3
M_MAA_B4	AP19	SB_MA_4
M_MAA_B5	AP18	SB_MA_5
M_MAA_B6	AM18	SB_MA_6
M_MAA_B7	AL16	SB_MA_7
M_MAA_B8	AN18	SB_MA_7
M_MAA_B9	AV17	SB_MA_8
M_MAA_B10	AN03	SB_MA_9
M_MAA_B11	AU17	SB_MA_10
M_MAA_B12	AL16	SB_MA_11
M_MAA_B13	AM6	SB_MA_12
M_MAA_B14	AV16	SB_MA_13
M_MAA_B15	AV16	SB_MA_14
M_WE_B_N	AR25	SB_WE#
M_CAS_B_N	AK25	SB_CAS#
M_RAS_B_N	AP24	SB_RAS#
M_SBS_B0	AP23	SB_BS_0
M_SBS_B1	AM24	SB_BS_1
M_SBS_B2	AW17	SB_BS_2
M_SCS_B_N0	AN25	SB_CSF_0
M_SCS_B_N1	AN26	SB_CSF_1
	AL25	SB_CSF_2
	AT26	SB_CSF_3
M_SKE_B0	AU18	SB_CKE_0
M_SKE_B1	AV15	SB_CKE_1
	AW15	SB_CKE_2
	AL15	SB_CKE_3
M_ODT_B0	AL26	SB_ODT_0
M_ODT_B1	AP26	SB_ODT_1
	AM26	SB_ODT_2
	AK26	SB_ODT_3
CK_M_DDR0_B_DP	AL21	SB_CK_0
CK_M_DDR0_B_DN	AL22	SB_CK#_0
CK_M_DDR1_B_DP	AL20	SB_CK_1
CK_M_DDR1_B_DN	AK20	SB_CK#_1
	AL23	SB_CK_2
	AM22	SB_CK#_2
	XP21	SB_CK_3
	AN21	SB_CK#_3
AN16	SB_DQS_8	
AN15	SB_DQS#_8	
AL16	SB_ECC_CB_0	
AM16	SB_ECC_CB_1	
AP16	SB_ECC_CB_2	
AR16	SB_ECC_CB_3	
AL15	SB_ECC_CB_4	
AR15	SB_ECC_CB_5	
AP15	SB_ECC_CB_6	
AP15	SB_ECC_CB_7	
DDR_1		
SAN-1U2NF		
(82.10055.441)		



SSID = MEMORY



DDR DATA

12 M_DATA_A[0..63]
12 M_DQS_A_DP[0..7]
12 M_DQS_A_DN[0..7]

DDR CMD/ADD

12 M_MAA_A[0..15]
12 M_WE_A_N
12 M_CAS_A_N
12 M_RAS_A_N
12 M_SBS_A0
12 M_SBS_A1
12 M_SBS_A2

DDR CTRL

12 M_SCS_A_N0
12 M_SCKE_A0
12 M_SCKE_A1
12 M_ODT_A0
12 M_ODT_A1




DDR CLOCK

12 CK_M_DDR0_A_DP
12 CK_M_DDR0_A_DN
12 CK_M_DDR1_A_DP
12 CK_M_DDR1_A_DN

DDR OTHERS

12,16 DDR0_DRAMRST_N
14,16,17,28,58 SMB_DATA_MAIN
14,16,17,28,58 SMB_CLK_MAIN

13 DIMM_DQ_CPU_VREF_A




12,16 DDR0_DRAMRST_N


0D75V_S0

203 VTT1

204 VTT2




H=9.2mm REV




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Thermal EVENT



SODIMM A DECOUPLING



Layout Note:
Place these Caps near
SO-DIMMA.

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Haichih, Taipei

File	DIMM 1	New SA
Size	Document Number	
C	Yahoe	
Date	Wednesday, March 30, 2011	Sheet 15 of 62

DDR DATA

12 M_DATA_B[0:3]
12 M_DQS_B_DP[0:7]
12 M_DQS_B_DN[0:7]

DDR CMD/ADD

12 M_MAA_B[0:15]
12 M_WE_B_N
12 M_CAS_B_N
12 M_RAS_B_N
12 M_SBS_B0
12 M_SBS_B1
12 M_SBS_B2

DDR CTRL

12 M_SCS_B_N0
12 M_SCS_B_N1
12 M_SCKE_B0
12 M_SCKE_B1
12 M_ODT_B0
12 M_ODT_B1






DDR CLOCK

12 CK_M_DDR0_B_DP
12 CK_M_DDR0_B_DN
12 CK_M_DDR1_B_DP
12 CK_M_DDR1_B_DN

DDR OTHERS

12,15 DDR3_DRAMRST_N

SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


H=5.2mm REV



PCIE CLOCK



```
NOTE: The 1Mohm Damping Resistor
      Use 0603 and Can't change to 0402!
```



```

WHEN USING 25MHZ EXTERNAL REFERENCE FROM SINAI CMV:
      |
      REMOVE R63CK, Y5LB, C56LB
      |
      REPLACE X1in WITH 50OHM RES 0402 PACKAGE

```

When support FCIM need to stuff.



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

PCH 2

Size
B








Document Number
Tahoe

ev
SA

Date: Wednesday, March 30, 2011

Sheet 18 of 62

17 AUD_LINK_BCLK
17 AUD_LINK_SDM
17 AUD_LINK_SYNC_L
17 AUD_LINK_RST_N
17 AUD_LINK_SDO
32 DMIC_DATA
32 DMIC_CLK
17 MUTE_CTR



To PCH

20 PCE_RP1
20 PCE_RN1
20 PCE_TP1
20 PCE_TN1
18 CLK_PCE_LAN_P
18 CLK_PCE_LAN_N
24 LAN_RST_N

17 SM_CLK_0_PCH
17 SM_DATA_0_PCH


17 LANCLK_REQ_N
17 LAN_DISABLE_N

To Riser


35 RJ45_LED0
35 RJ45_LED1
35 RJ45_LED2

35 LAN_MDIO_DN
35 LAN_MDIO_DP
35 LAN_MDI_DN
35 LAN_MDI_DP

35 LAN_MDIO_DN
35 LAN_MDIO_DP
35 LAN_MDI_DN
35 LAN_MDI_DP




Layout note
Keep LAN chip at least 1" from the RJ45




Left LED
Right LED


	Giga	100	10
Link	Orange	Green	X
Act	Blink	Blink	Blink



Place near IC




20101015 Richard
Modify power name




	A	B	C	D	E
4					
3					
2					
1					
	A	B	C	D	E

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title RESERVE			
Size C	Document Number Tahoe		Rev SA
Date: Wednesday, March 30, 2011 Sheet 27 of 62			

WLAN




SMBUS





Mini PCI-E Connector

Half_Mini PCI-E CARD




Mini Card Connector(Wireless LAN)




SSID = Wireless


Place near MINI Card CONN



Full_Mini PCI-E CARD



Mini Card Connector(mSATA SSD)



POWER_BTN to SIO

24 PWRBTN_N
24 SIO_PWLED_N

BUTTON key to SCALAR


24,47 BUTTON_PLUS
24,47 BUTTON_MINUS
24,47 BUTTON_MODE

PCH SATA

19 SATA_RX0D
19 SATA_RX0P
19 SATA_TX0D
19 SATA_TX0P

19 SATA_RX0D
19 SATA_RX0P
19 SATA_TX0D
19 SATA_TX0P



47 MONITOR_LED
20101029 Richard

PWRBTN BUTTON with
White LED


SATA CONNECTORS

SB 120808 Richard
SWAP SATA PORT


1A 20110216 Richard
Remove SATA Driver IC



Layout: Please put them together



20101013 Richard



-Variant Name-

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Heilshih, Taipei	
File			
BTN SATA			
Size	Document Number		Rev
Custom	Tahoe		8A
Date	Wednesday, March 30, 2011	Sheet	29 of 62

USB Power Enable

24,36,37,40,46 SLP_S4_N >>

USB signal

20 USB_PCH_DP11

20 USB_PCH_DN11








20 USB_PCH_DP9

20 USB_PCH_DN9

20 USB_OC_9_11_N <<

USB Power (S0,S3)


2010.0811 Richard




24 CPU_FAN_TACH1 >>>
24 CPU_FAN_PWM1 <<<

24 SYS_FAN_TACH1 >>>
24 SYS_FAN_PWM1 <<<

CPU FAN



MXM_SYS FAN



SB 20101207 Richard
Remove PSU FAN



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

FAN

	Document Number Tahoe
--	---------------------------------

Date: Wednesday, March 30, 2011

Sheet 31 of 62

ev
SA

20101102 Richard

```

20 USB_PCH_DN10
20 USB_PCH_DP10

```

```

20 USB_PCH_DN10
20 USB_PCH_DP10

```

```

20 USB_PCH_DN10
20 USB_PCH_DP10

```

```

20 USB_PCH_DN10
20 USB_PCH_DP10

```

```

20 USB_PCH_DN8
20 USB_PCH_DP8

```

```

20 USB_PCH_DN8
20 USB_PCH_DP8

```

24,29 SIO_PWRLED_N >>>—

```
29 SIO_PWRLED_N >>>—
```

19 PCH_SATA_LED_N >>>—

```
9 PCH_SATA_LED_N >>>—
```

19 CAM_DET_N <<<—





19 CAM_DET_N <<<—

19 TP_DET_N <<—

19 TP_DET_N <<—

20 USB_PCH_DP0 <<>>
20 USB_PCH_DN0 <<>>


20 USB_PCH_DP0 <<>>
20 USB_PCH_DN0 <<>>



RF->Wireless
KB/MS
REMOVE!!


SS 20101207 Richard
Remove bt


```
20110322 Richard -1
SWAP pin define
```



The schematic diagram illustrates the touch sensor circuit. It begins with a 5V_DUAL_USB_S input, which is connected to a network of components. A resistor labeled RTZ2 (1) is in series with a capacitor labeled 0R310-U-GP. This is followed by a resistor labeled F9 (1) and a capacitor labeled POLYSW-TD5AB-2-GP. The circuit then branches into two parallel paths: one containing a capacitor labeled CS17 (SC10U10VS2Y-1-GP) connected to ground, and another containing a resistor labeled 0R310-U-GP. Both paths rejoin and lead to the TOUCH_POWER output.

20101007 Richard
DEL BT,WLAN,HDD LED





MINI PCIE 1 MOUNTING HOLE-PTH

H14




MINI PCIE 1 MOUNTING HOLE-PTH


H12




HOLE205R158




HOLE197R102




HOLE197R122





CPU MOUNTING HOLE-PTH



PCH MOUNTING HOLE-PTH



GPU MOUNTING HOLE-PTH



PCH MOUNTING HOLE-PTH

SYS FAN HOLE-PTH

Display Port

- 61 DDSP_D_TX_DP_0
- 61 DDSP_D_TX_DP_1
- 61 DDSP_D_TX_DP_2
- 61 DDSP_D_TX_DP_3
- 61 DDSP_D_TX_DP_4
- 61 DDSP_CTRL_CLK
- 61 DDSP_CTRL_DATA
- 61 DDSP_D_HPD

VGA Port

- 62 RED_IN_CONN
- 62 GREEN_IN_CONN
- 62 BLUE_IN_CONN
- 62 HSYNC_IN_CONN
- 62 VSYNC_IN_CONN
- 47.62 CRT_DDC_IN_CLK
- 47.62 CRT_DDC_IN_DATA


USB Port

- 20 USB_PCH_DP2
- 20 USB_PCH_DP3
- 20 USB_PCH_DP4
- 20 USB_PCH_DP5
- 20 USB_PCH_DP6



LAN Port

- 26 RM45_LED0
- 26 RM45_LED1
- 26 RM45_LED2
- 26 LAN_MD0_DN
- 26 LAN_MD0_DP
- 26 LAN_MD1_DN
- 26 LAN_MD1_DP
- 26 LAN_MD2_DN
- 26 LAN_MD2_DP
- 26 LAN_MD3_DN
- 26 LAN_MD3_DP

USB PORT4/5 Power




USB PORT2/3 Power



20101011 Richard
Don't support Display port


20101027 Richard
Refer RISER




<Variant Name>			
wistron			
Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei			
Title ATX IN			
Size B	Document Number Tahoe		Rev SA
Date:	Wednesday, March 30, 2011	Sheet 36	of 62

SB 20101203 Richard

38,41,46,60 PC_PWRGD >>
46 LATCHED_BACKFEED_CUT >>
17 SLP_LAN_N >>
46 BACKFEED_CUT_N >>
24 DUAL_PWR_CTR >>
17,24,36,40,46 SLP_S4_N >>



V_3P3_LAN/EPW DUAL





5V_DUAL USB CONTROL

20101028 Richard
Remove USB charger power

SIDE USB PWR

Place nears Connector



FRONT USB PWR

REAR USB PWR

+3VSB/+5VSB


84.04128.037 SI4128DYP
Vgs @ 4.5V,
Id = 6.0A,
Rds(on) = 24.0~30.0mohm,
Qg = 3.8~6.0nC

84.04712.A37 SI4712DY
Vgs @ 4.5V,
Id = 8.2A,
Rds(on) = 13.0~16.5mohm,
Qg = 8.3~12.5nC

5V Vin ripple current Imax=3.45A


84.04128.037 SI4128DYP
Vgs @ 4.5V,
Id = 6.0A,
Rds(on) = 24.0~30.0mohm,
Qg = 3.8~6.0nC


84.04712.A37 SI4712DY
Vgs @ 4.5V,
Id = 8.2A,
Rds(on) = 13.0~16.5mohm,
Qg = 8.3~12.5nC



RT8205A	GND	VREF	VREG3	VREG5
SKIPSEL	PWM	SKIP	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	330k/CH1 375k/CH2	400k/CH1 500k/CH2	400k/CH1 500k/CH2

TPS51125A	GND	VREF	VREG3	VREG5
SKIPSEL	PWM	SKIP	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2





<Variant Name>


wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title RUN POWER			
Size C	Document Number Tahoe		Rev SA
Date:	Wednesday, March 30, 2011	Sheet	39 of 62

+0.85V(0D85V_S0)_APL5611 for VCCSA


SB 20101208
Change Power Solution

10 VCCSA_SENSE >>—

10 VOCSA_VID >>—



VID	V_SA
0	0.925V(Default)
1	0.85V




44 PWM1
44 CSP1
44 CSN1

44 PWM2
44 CSP2
44 CSN2

44 PWM3
44 CSP3
44 CSN3

VCCP Vin ripple current I_{max}=7A



NOTE:
need check the Vcore
capacitor value and
quantity ?
PDG demand:4 pcs
560uf bulk and oher
cap in page345 Rev1.0


36,40 PS_PWRGD>>
17,24,39 SLP_S3_N>>
17,24,36,37,40 SLP_S4_N>>
37 BACKFEED_CUT_N>>

38,41,60 PC_PWRGD <<
37 LATCHED_BACKFEED_CUT <<


Defensive Design
Default use SIO to control sequence

S0	S3	S5
H	L	L

S0	S3	S5
L	H	H




S0	S3	S5
H	L	L



2010.0907.Richard

S0	S3	S5
L	H	H



wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		
Size B	Document Number Tahoe	Rev SA
Date:	Wednesday, March 30, 2011	Sheet 46 of 62



47 NV_TBOUT0-
47 NV_TBOUT1-
47 NV_TBOUT1+
47 NV_TBOUT2-
47 NV_TBOUT2+

47 NV_TBCLK-
47 NV_TBCLK+
47 NV_TBOUT3-
47 NV_TBOUT3+

47 NV_TDAOUT0-
47 NV_TDAOUT0+
47 NV_TDAOUT1-
47 NV_TDAOUT1+

47 NV_TDAOUT2-
47 NV_TDAOUT2+
47 NV_TDACLK-
47 NV_TDAOUT3-
47 NV_TDAOUT3+

47 LCD_ID_0
47 LCD_ID_1
47 LCD_ID_2

24 BUSYP <>—


```

17  PRT_JSP
47  ISP_CLK
47  ISP_DATA

```

Scalar


=====	SVDDCLK_SCALAR	47.61
=====	SVDDCDA_SCALAR	47.61











POWER REGULATORS		
+3.3V 190 mA	VDDR3	60 mA
	A2VDD	130 mA
+0.8/+1.05V	VDDC	36 A
+0.9/+1.2V	VDDCI	4 A
+1.5V 2.8A	VDDR1 +	2.8A
	DDR3 Memory	
+1.8V 1.465 A	VDD_CT	219 mA
	DP[F:A]_PVDD	20 mA
	DP[D:A]_VDD18	300 mA
	DP[F:E]_VDD18	300 mA
	SPV18	50 mA
	MPV18	150 mA
	DPLL_PVDD	75 mA
	PCIE_PVDD	40 mA
	PCIE_VDDR	440 mA
	TSVDD	5 mA
	VDDR4	TRD
	AVDD	70 mA
	VDD1DI	45 mA
	VDD2DI	50 mA
	A2VDDQ	1.5 mA
+1.0V 1.665 A	DP[D:A]_VDD10	220 mA
	DP[F:E]_VDD10	220 mA
	SPV10	100 mA
	DPLL_VDDC	125 mA
	PCIE_VDDC	1.1 A


```
09/09/28
For dual-link TMDS, the associated power supply rails can
share the filters/decoupling capacitors.
we use single HDMI, share or ?
need check!
```






Designator	For M97-M2	For Manhattan
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

CHANNEL A: 256MB/512MB DDR3

72.51G63.COU gDDR3 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12C
72.41164.HOU gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-RC12



Core Design

緯創資通 Wistron Corporation
2/F, No. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 305, Taiwan, R.O.C.

Doc. 0
Document Number
Date: Wednesday, March 20, 2011
Page 54 of 54


ATI DDR3 64MX16 A


Tahoe

SA

CHANNEL B: 256MB/512MB DDR3

72.51G63.COU gDDR3 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12C
72.41164.HOU gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-HC12





GPIO12

(R)

1

R844

10KR2J3-GP

GPIO13

(R)

1

R844

10KR2J3-GP

MM_VSYNC

(S)

1

R844

10KR2J3-GP

MM_HSYNC

(S)

1

R844

10KR2J3-GP

GENERICC

(R)

1

R844

10KR2J3-GP

V2SYNC

(R)

1

R844

10KR2J3-GP

H2SYNC

(R)

1

R844

10KR2J3-GP

GPIO22

(R)

1

R844

10KR2J3-GP

GPIO5

(S)

1

R844

10KR2J3-GP

3D3V_VGA

3D3V_VGA

52

GPU_SMBCLK

<<

GPU_SMBCLK

52

GPU_SMBDAT

<<

GPU_SMBDAT

4K7R2J2-GP

(R)

R301

3D3V_VGA

4K7R2J2-GP

(R)

R305

3D3V_VGA

0R2J2-GP

(R)

R309

1

0R2J2-GP

(R)

R350

1

0R2J2-GP

(R)

SMB_CLK_MAIN

SMB_DATA_MAIN

Manufacturer

Part Number

Size

CONFIG[2:0]

STAP

ST Microelectronics

M2SP05A

512 kbit

100

STRAP

Audio for both DisplayPort and HDMI.
If dongle is detected

85VNC
V2VNC

11
10

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS

PN

DESCRIPTION OF DEFAULT SETTINGS

TX_PWRS_ENB

GPIO0

PCIE FULL TX OUTPUT SWING

1

TX_DEEMPH_EN

GPIO1

PCIE TRANSMITTER DE-EMPHASIS ENABLED

1

BIF_GEN2_EN_A

GPIO2

PCIE GNE2 ENABLED

1

BIF_CLK_PM_EN

GPIO8

BIF_CLK_PM_EN

0

BIF_VGA_DIS

GPIO9

VGA ENABLED

0

BIF_TX_PLL_CALIB_BP

GPIO21

BIF_TX_PLL_CALIB_BP

0

BIOS_ROM_EN

GPIO_22_ROMCSB

ENABLE EXTERNAL BIOS ROM

1

ROMIDCFG2-0

GPIO[13:1]

SERIAL_ROM_TYPE_OR_MEMORY_APERTURE_SIZE_SELECT

1 0 0

VP_DEVICE_STRAP_ENA

V2SYNC

IGNORE VP DEVICE STRAPS

0

SMS_EN_HARD

H2SYNC

SMS_EN_HARD

0

CCBYPASS

GENERICC

CCBYPASS

0

AUD[1]

HSYNC

built-in HDMI connector

1

AUD[0]

VSYNC

Audio function present

1

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC

GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO_28_TDO

GPIO21_BB_EN

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

ATI THERM & STRAPS

Rev

SA

Size

Document Number

Date

Wednesday, March 30, 2011

Sheet

58

of

62

For GPU Core and GPIO15/20 relationship as below:

VID1(GPIO20)	VID0(GPIO15)	Core
0	0	1.22V
0	1	1.12V
1	0	1.02V
1	1	0.92V

84.00172.037 SIR172DP
Vgs @ 4.5V,
Id = 13.6A,
Rds(on) = 10.3~12.4mohm,

84.00460.037 SIR460DP
Vgs @ 4.5V,
Id = 10.0A,
Rds(on) = 4.9~6.1mohm,

Vin ripple current Imax=6.04A

DCR=1.6~1.8mohm, Idc=25A

0.92V~1.22V@20A

A710_SA_0624
Change to DIP

820uF/2.5V, ESR=7mohm

20101014 Richard

SB 20101201 Richard


AO4468, SO-8
Id=11.6A, Qg=9~12nC
Rdson=17.4~22m ohm

20101015 Richard
Modify power name


$$V_o = 0.8 * (1 + (R_1/R_2))$$

IV

iv



1.8V/2.4A

$$V_{out} = 0.8x(1+R)$$



FROM PCH DISPLAY

19 PCH_HDMI_DATA1+ >>>
19 PCH_HDMI_DATA1- >>>
19 PCH_HDMI_DATA2+ >>>
19 PCH_HDMI_DATA2- >>>
19 PCH_HDMI_CLK+ >>>
19 PCH_HDMI_CLK- >>>
19 PCH_HDMI_DATA0+ >>>
19 PCH_HDMI_DATA0- >>>
19 PCH_D_HPD <<<

19 PCH_CTRL_CLK >>>
19 PCH_CTRL_DATA >>>

FROM MXM DISPLAY

52 NV_HDMI_DATA1+ >>>
52 NV_HDMI_DATA1- >>>
52 NV_HDMI_DATA2+ >>>
52 NV_HDMI_DATA2- >>>
52 NV_HDMI_CLK+ >>>
52 NV_HDMI_CLK- >>>
52 NV_HDMI_DATA0+ >>>
52 NV_HDMI_DATA0- >>>
52 NV_HDMI_DETECT <<<

52 NV_HDMI_CLK >>>
52 NV_HDMI_DATA >>>

TO RISER

35 DDSP_D_TX_DP_0 >>>
35 DDSP_D_TX_DN_0 >>>
35 DDSP_D_TX_DP_1 >>>
35 DDSP_D_TX_DN_1 >>>
35 DDSP_D_TX_DP_2 >>>
35 DDSP_D_TX_DN_2 >>>
35 DDSP_D_TX_DP_3 >>>
35 DDSP_D_TX_DN_3 >>>

35 DOPD_CTRL_CLK >>>
35 DOPD_CTRL_DATA >>>
35 DDSP_D_HPD >>>

PCH DVI-IN

19 PCH_TMDS_00P >>>
19 PCH_TMDS_00N >>>
19 PCH_TMDS_01P >>>
19 PCH_TMDS_01N >>>
19 PCH_TMDS_02P >>>
19 PCH_TMDS_02N >>>
19 PCH_TMDS_03P >>>
19 PCH_TMDS_03N >>>

ATI DVI-IN

52 ATI_TMDS_00P >>>
52 ATI_TMDS_00N >>>
52 ATI_TMDS_01P >>>
52 ATI_TMDS_01N >>>
52 ATI_TMDS_02P >>>
52 ATI_TMDS_02N >>>
52 ATI_TMDS_03P >>>
52 ATI_TMDS_03N >>>

TMDS OUT




47 RXCN >>>
47 RXCP >>>
47 RXDP >>>
47 RXCN >>>
47 RX1P >>>
47 RX1N >>>
47 RXDP >>>
47 RXCN >>>

19 SDVO_CTRLDATA >>>
19 SDVO_CTRLCLK >>>



52 MXM_DDCDATA_TMDS >>>
52 MXM_DDCCLK_TMDS >>>

47,48 SVDDCDA_SCALAR >>>
47,48 SVDDCLK_SCALAR >>>

HDMI




20101028 Richard
PCB DVI LEVEL SHIFT & AC CAP
Combine with HDM SB 20101201 Richard




20101028 Richard
PCB DVI LEVEL SHIFT & AC CAP
Combine with HDM

DIGITAL SIGNAL IN



Place near SCALAR



VGA IN


35 RED_IN_CONN
35 GREEN_IN_CONN
35 BLUE_IN_CONN
35 HSYNC_IN_CON
35 VSYNC_IN_CON
35.47 CRT_DDC_IN_CLK
35.47 CRT_DDC_IN_DATA

VGA To Scalar

47 RTD_RP
47 RTD_RN
47 RTD_GP
47 RTD_GN
47 RTD_BP
47 RTD_BN
47 SOG
47 DDC_WP
47 HSYNC_IN
47 VSYNC_IN

RGB


LPF place near Scalar




20110320 Richard -1
Change L31 L32 L33 to short pad

EDID

201101014 RICHARD
RANAME POWER NAME



SYNC



Title		<Title>	
Size	C	Document Number	Yahoe
Date:	Wednesday, March 30, 2011	Sheet	62 of 62